Anne-Françoise Pele of EEtimes has an article covering the recent announcement of power capabilities to RealTime Designer.

Oasys Design Systems Inc. has enhanced its Chip Synthesis platform, including chip-level power analysis and the ability to re-synthesize a design from the register transfer level (RTL) with new power constraints.