News


Stay up-to-date on what is going on in the industry by reviewing our continually updated news feed.



RealTime Designer
Revolutionizes Synthesis
In The Press
STARC Validates Claims
Oasys Adds VHDL and Multi-Mode Support
Oasys Design Systems' RealTime Designer EDN Innovation Award Finalist
Juniper Networks Selects RealTime Designer from Oasys for Next-Generation Networking Chip Designs
Oasys Design Systems Announces Multi-Year Strategic Chip Synthesis Technology License with Xilinx
News : View
Juniper Networks Selects RealTime Designer from Oasys for Next-Generation Networking Chip Designs 
Jun 2nd, 2010 


Revolutionary Chip Synthesis to be Implemented into Design Flow

 

SANTA CLARA, CALIF. –– June 2, 2010 –– Oasys Design Systems today announced that Juniper Networks® has selected RealTime Designer™, a revolutionary new Chip Synthesis™ platform, for the design of its next-generation networking chips.

“After a thorough evaluation, we determined that RealTime Designer offers high-quality results and performs very well in our environment,” said Debashis Basu, vice president for Silicon Development at Juniper Networks.  “It is a great tool that fits a very real performance need in today’s EDA market.”

Juniper Networks will incorporate RealTime Designer into its design flow.  Terms of the agreement will not be disclosed.

“We are delighted that Juniper Networks has chosen RealTime Designer for its leading-edge chip designs,” remarked Paul van Besouw, Oasys’ president and chief executive officer.  “There is an ongoing effort for design teams to scale for next-generation designs, and improve productivity.  Juniper’s designers have a superb track record of designing some of the most challenging chips, which has helped to establish Juniper as the industry leader in the networking world.”

RealTime Designer is the first design tool for physical register transfer level (RTL) synthesis of 100-million gate designs.  It features a unique RTL code placement approach that eliminates unending design closure and iterations between synthesis and layout. 

About Oasys Design Systems

Oasys Design Systems is a privately funded electronic design automation (EDA) software supplier with a revolutionary new platform called Chip Synthesis, a fundamental shift in how synthesis is used to design and implement ICs larger than 20-million gates.  It has attracted the support of legendary EDA leaders and its RealTime Designer is in use at leading-edge semiconductor and systems companies worldwide.  Corporate Headquarters is located at 3250 Olcott Street, Suite 120, Santa Clara, Calif.  95054.  Telephone:  (408) 855-8531.  Facsimile:  (408) 855-8537.  Email:  info@oasys-ds.com.  For more information, visit:  www.oasys-ds.com

This page has been visited 26,564 times since June 16th, 2009

This is an ApogeeInvent Dynamic Website